Silicon-on-insulator (SOI) microphotonic devices are very attractive thanks to their complementary metal oxide semiconductor (CMOS)-compatible fabrication technology, their high refractive index contrast, and compact size [1] . Those advantages make SOI microphotonic devices promising candidates for all-optical signal processing subsystems. However, the high refractive index contrast also introduces large polarization dependency, which becomes one of the major challenges for their practical use. In particular, if the device is to be used in a subsystem deployed over an optical fiber link, the polarization state of the optical signal at its input may change randomly over time, making standard SOI microphotonic devices no longer compatible with optical processing functionalities. To realize polarization independence, polarization diversity (Pol-D) circuits based on polarization splitter and rotator (PSR) technologies are typically used [2] [3] [4] . In this scheme, the input light contributions along the two orthogonal polarizations axes are first split by a polarization splitter [5] . After that, one of the two polarizations is rotated by 90°by a polarization rotator [6] . Thus, in the rest of the circuit, only one polarization needs to be processed. Many approaches have been proposed and demonstrated to realize PSRs. However, they all require a rather complex fabrication process [6] [7] [8] [9] [10] [11] . To simplify the fabrication process, asymmetrical directional coupler (DC)-based PSRs have been recently proposed and demonstrated [12] [13] [14] . One of the main practical issues with many PSR designs is their limited fabrication tolerance, which makes them impractical for high-yield production. The best reported fabrication tolerance of ∼14 nm for a DC-based PSR was recently obtained using a tapered DC design [15] .
In this Letter we propose and demonstrate a PSR built on the SOI platform. In this device, an adiabatically tapered waveguide first converts the TM 0 to the TE 1 mode, while also preserving the TE 0 mode. A 2 × 2 multimode interference (MMI) coupler, which is well-known for its large fabrication tolerance [16] and has been utilized for wide bandwidth polarization splitting/combining [17] , is introduced afterward to effectively couple the TE 0 and TE 1 modes at the end of the TM 0 -TE 1 mode converter to two distinct TE 0 outputs. Simulation results show a large fabrication tolerance of 63 nm thanks to the use of the MMI. A low insertion loss better than 2.5 dB, with minimum insertion loss of only 0.6 dB and polarization crosstalk lower than −12 dB over a wide bandwidth of 100 nm, is demonstrated experimentally, together with a large fabrication tolerance better than 50 nm.
The principle of the proposed PSR is schematically depicted in Fig. 1(a) . Light is first injected into a tapered waveguide and then split into two beams by a Y-splitter. Before being injected into the 2 × 2 MMI, an extra phase difference of π∕2 is introduced between the two beams. In case of TE 0 input, the mode will be preserved during the adiabatic taper and split into two TE 0 beams with the same phase. Thus, at the MMI input, the two beams will have a π∕2 phase difference. By properly designing the MMI, light will output from arm 1 on the TE 0 mode with little crosstalk in arm 2 [ Fig. 1(b) ]. On the other hand, in case of TM 0 input, the light is converted to the TE 1 mode during the adiabatic tapering [14] and split into two TE 0 beams with π phase difference. Thus, at the MMI input, the two beams will have a −π∕2 phase difference, and light will consequently output from arm 2 on the TE 0 mode . To achieve an efficient TM 0 -TE 1 polarization conversion, a material that is different from the buffer layer (silicon oxide) should be applied as top-cladding layer [14] . In our design, air is employed as top cladding material. To decrease the tapering length, the TM 0 -TE 1 converter is divided into three sections, as shown in Fig. 1(a) . The first section L 1 is from input single mode silicon waveguide (w 1 450 nm) to w 2 650 nm. Since in this section there is no mode conversion, a short tapering length of 10 μm is employed. Considering the TM 0 and TE 1 modes are hybridized around w c 700 nm, as shown in Fig. 2 , the second tapering section L 2 is from w 2 to w 3 750 nm with a tapering length as long as 120 μm, which can guarantee an efficient TM 0 -TE 1 conversion, as shown in the inset of Fig. 3(a) . The third section L 3 is from w 3 to w 4 800 nm with tapering length of 10 μm. The output end of the TM 0 -TE 1 converter is then split to two arms with widths of 400 nm and connected to the 2 × 2 MMI through tapering to w 0 700 nm to improve the fabrication tolerance [16] . With a calculated effective index of 2.234, the two arms are designed to have a length difference of 173 nm to introduce the required π∕2 phase difference. The 2 × 2 MMI is designed to be of the symmetric type (excited at w MMI ∕4) with width of w MMI 2 μm and length of L MMI 13.7 μm based on three-dimensional finite difference time domain (3D FDTD) simulations. A restricted type MMI (excited at w MMI ∕6), which could efficiently decrease L MMI , could also be used. In this case, w MMI should be larger in order to sufficiently separate the two output waveguides. In reality, a size deviation Δw device may be introduced by the fabrication process for the whole device. Such a size deviation will influence the TM 0 -TE 1 mode conversion in the adiabatic taper section and introduce a phase deviation from π∕2 between the two arms before the MMI, which further influences the whole performance of the device. Figure 3(a) shows the TM 0 -TE 1 conversion efficiency for different width deviations of the adiabatic taper calculated using the eigenmode expansion method [18] . A large tolerance of 40 nm is expected for the adiabatic taper to guarantee a high TM 0 -TE 1 conversion efficiency above 95%. To investigate the impact of a width deviation of the two arms before the MMI, the width deviation is first converted to an effective index deviation according to Fig. 2 , then to a phase deviation Δϕ for the two beams. 3D FDTD simulations are used to investigate the tolerance. In the simulations, two beams of light with phase difference of π∕2 Δϕ are injected into the MMI, and the two output powers are calculated as shown in the insets of Fig. 3(b) . A large tolerance of 100 nm is obtained while the crosstalk is kept below 15 dB. Finally, for the MMI, in a Rayleigh range, a length tolerance can be estimated as ΔL MMI πn r w 2 0 ∕4λ 0 [16] , where w 0 is defined as the input Gaussian beam waist, n r is the material refractive index, and λ 0 is the operating wavelength. The corresponding width tolerance and operation bandwidth can be calculated as Δw MMI w MMI ΔL MMI ∕2L MMI and Δλ 0 λ 0 ΔL MMI ∕L MMI , respectively [16] . With w 0 700 nm, n r 3.476, and λ 0 1550 nm, a length tolerance ΔL MMI of 860 nm, a width tolerance Δw MMI of 63 nm, and a bandwidth Δλ 0 of 98 nm are expected. Thus, an overall size deviation tolerance of Δw device 63 nm is expected for the whole device with a bandwidth of 98 nm.
The device was fabricated on a SOI wafer (top silicon thickness 250 nm, buried silicon dioxide 3 μm) by a single step of E-beam lithography (JEOL JBX-9300FS) and inductively coupled plasma reactive ion etching (STS Advanced Silicon Etcher). Figure 4(a) shows the fabricated device with design parameters as introduced previously.
The total length of the device, including the 140 μm long adiabatic taper-based TM 0 -TE 1 mode converter, is 190 μm. Note that the smallest feature size of the device is the inner corner of the Y-splitter, enabling our scheme to be fabricated with other methods [19] . Figure 4 shows the measurement results. Details on the measurement setup and calibration procedure can be found in [12] . A low insertion loss (from inputs on either the TM 0 or TE 0 mode to output arm 1 or 2 on the TE 0 mode, normalized to a straight waveguide) better than 2.5 dB with a minimum insertion loss of 0.6 dB and polarization crosstalk lower than −12 dB are obtained over a wide bandwidth of 100 nm. To improve the insertion loss, more efficient Y splitters with lower insertion loss should be used [20] . In addition, the polarization crosstalk can be improved by increasing the width of the 2 × 2 MMI so that the two output waveguides are separated sufficiently to avoid evanescent coupling between them. To further investigate the fabrication tolerance of the device, six devices with device size deviations from −20 nm to 30 nm were fabricated and characterized, as shown in Fig. 4(c) . One can find that similar high conversion efficiencies are obtained over a better than 50 nm device size deviation, in good agreement with the simulations.
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In conclusion, we have proposed and demonstrated a PSR built on the SOI platform, which is fabricated by simple processing. A low insertion loss better than 2.5 dB with a minimum insertion loss of 0.6 dB and polarization crosstalk lower than −12 dB over a wide bandwidth of 100 nm are demonstrated together with a large fabrication tolerance better than 50 nm. 
